Verification Engineer

Job Description

Performs functional logic verification of an integrated SoC to ensure design will meet specifications. Defines and develops scalable and reusable block, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications. Executes verification plans and defines and runs emulation and system simulation models to verify the design, analyze power and performance, and uncover bugs. Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates and communicates with SoC architects, micro architects, full chip architects, RTL developers, post-silicon, and physical design teams to improve verification of complex architectural and microarchitectural features. Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Incorporates and executes security activities within test plans, including regression and debug tests, to ensure security coverage. Maintains and improves existing functional verification infrastructure and methodology. Absorbs learning from post-silicon on the quality of validation done during pre-silicon development, updates test plan for missing coverages and proliferates to future products.

Qualifications

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and/or schoolwork/classes/research.

Minimum Qualifications:
Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science or related field, or Master's degree in related field.

Experience in the following:

• Linux experience

• Verilog or System Verilog

• OVM or UVM or Object-Oriented Programming

• Experience with scripting languages, examples Perl, Python, Tcl or others, etc.

• Experience with digital logic design.

• Upper Intermediate to Advanced English level

Preferred Qualifications:

• 1 year relevant experience.

• Post-Silicon experience in PCIE, Ethernet, UCIE, DMI experience would be a plus.

• Computer architecture and or SoC architecture knowledge

• Experience with Synopsys, Cadence or other industry standard EDA tools i.e. Verdi, VCS

• Experience in all aspects of pre-silicon functional verification, including planning, debug, testbench design, UPF and coverage closure.

• Should have strong scripting/coding skills.

Inside this Business Group

Xeon and Networking Engineering (XNE) focuses on the development and integration of XEON and Networking SOC's and critical IP's sustain Intels Xeon and 5G networking roadmap.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.